868.35 MHz
Transceiver Module
Pin
1,4,20
19
Name
GND
VCC
In/Out
-
-
GND is the ground pin.
VCC is a positive supply voltage pin.
Description
This pin is the peak detector output. A 0.022uF capacitor to ground (C5) sets the peak detector attack and
decay times, which have a fixed 1:1000 ratio. For most applications, these time constants should be coordi-
nated with the base-band time constant. For a given base-band capacitor C BBO , the capacitor value C PKD is:
C PKD = 2.0* C BBO , where C BBO and C PKD are in pF
2
PKDET
Out
A ±10% ceramic capacitor should be used at this pin. This time constant will vary between t PKA and 1.5* t PKA
with variations in supply voltage, temperature, etc. The capacitor is driven from a 200 ohm “attack” source,
and decays through a 200 K load. The peak detector is used to drive the “dB-below-peak” data slicer and the
AGC release function. The peak detector capacitor is discharged in the receiver power-down (sleep) mode
and in the transmit modes. See the description of Pin 3 below for further information. A 0.022uF capacitor is
installed for operation at 4.8kbps.
This pin is connected directly to the transceiver BBOUT pin. This pin drives the CMPIN pin through a coupling
capacitor, C BBO = 0.01uF (C4), for internal data slicer operation at 4.8kbps.
C BBO = 11.2*SP MAX , where SP MAX is the maximum signal pulse width in μs and C BBO is in pF
The nominal output impedance of this pin is 1 K.The BBOUT signal changes about 10 mV/dB, with a peak-to-
peak signal level of up to 450 mV. The signal at BBOUT is riding on a 1.5 Vdc value that varies somewhat with
3
BBOUT
Out
supply voltage and temperature, so it should be coupled through a capacitor to an external load. When an
external data recovery process is used with AGC, BBOUT must be coupled to the external data recovery pro-
cess and CMPIN by separate series coupling capacitors. The output impedance of this pin becomes very
high in sleep mode, preserving the charge on the coupling capacitor.
The value of C3 on the circuit board has been chosen to match typical data encoding schemes at 4.8 kbps. If
C4 is modified to support higher data rates and/or different data encoding schemes and PK DET is being
used, make the value of the peak detector capacitor C5 about 2x the value of C BBO .
RXDATA is the receiver data output pin. It is a CMOS output. The signal on this pin can come from one of two
sources. The default source is directly from the output of the data slicer circuit. The alternate source is from
5
RXDATA
Out
the radio’s internal data and clock recovery circuit. When the internal data and clock recovery circuit is used,
the signal on RXDATA is switched from the output of the data slicer to the output of the data and clock recov-
ery circuit when a packet start symbol is detected. Each recovered data bit is then output on the rising edge of
a RXDCLK pulse (Pin 16), and is stable for reading on the falling edge of the RXDCLK pulse.
The transmitter RF output voltage is proportional to the input current to this pin. A resistor in series with the
TXMOD input is normally used to adjust the peak transmitter output. Full transmitter power (10 mW) requires
about 315 μA of drive current. The transmitter output power P O for a 3 Vdc supply voltage is approximately:
6
TXMOD
In
PO = 101*(I TXM ) 2 , where PO is in mW and the modulation current I TXM is in mA
The practical power control range is 10 to -50 dBm. A ±5% TXMOD resistor value is recommended. Internally,
this pin is connected to the base of a bipolar transistor with a small emitter resistor. The voltage at the TXMOD
input pin is about 0.87 volt with 315 uA of drive current. This pin accepts analog modulation and can be driven
with either logic level data pulses (unshaped) or shaped data pulses.
A series 6.2 kilohm resistor is installed to provide +10dBm average output power with a +3Vdc input.
This pin is the receiver low-pass filter bandwidth adjust. The filter bandwidth is set by a resistor R LPF (R4)
between this pin and ground. The resistor value can range from 510 K to 3 K, providing a filter 3 dB bandwidth
f LPF from 5 to 600 kHz. The resistor value is determined by:
7
LPFADJ
In
R LPF = (0.0006*f LPF ) -1.069 where R LPF is in kilohms, and f LPF is in kHz
A ±5% resistor should be used to set the filter bandwidth. This will provide a 3 dB filter bandwidth between
f LPF and 1.3* f LPF with variations in supply voltage, temperature, etc. The filter provides a three-pole, 0.05
degree equiripple phase response. A 470 kilohm resistor to GND is installed to provide a 3dB filter band-
width of 5.275kHz. Connect an external ±1%, 243kilohm resistor to GND for 19.2kbps operation.
RF Monolithics, Inc. Phone: (972) 233-2903 Fax: (972) 387-8148
RFM Europe Phone: 44 1963 251383 Fax: 44 1963 251510
?1999 by RF Monolithics, Inc. The stylized RFM logo are registered trademarks of RF Monolithics, Inc.
E-mail: info@rfm.com
http://www.rfm.com
DR8001-071107
Page 3 of 8
相关PDF资料
DR8100-DK 3G DEVELOPMENT KIT 916MHZ
DS1720S/T&R IC THERMOMETER/STAT DIG 8-SOIC
DS1820 IC DGTL THERMOMETER TO92-3
DS1822+PAR IC THERMOMETER ECONO DIG TO-92
DS1822Z/T&R IC THERMOMETER ECONO DIG 8-SOIC
DS1870E-010+T&R IC CNTRLR RF POWER AMP 16TSSOP
DS18S20-PAR+T&R IC THERM MICROLAN HI-PREC TO-92
DS60R+T&R IC SENSOR MICRO CENTIGRADE SOT23
相关代理商/技术参数
DR8001-EV 功能描述:射频开发工具 3G Transceiver Eval Module 868.35 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
D-R801 制造商:SMC Corporation of America 功能描述:AUTO-SWITCH, NCDRB1BW 20/30
D-R801L 制造商:SMC Corporation of America 功能描述:Autoswitch, for NCDRB1BW 20/30 series
D-R802 制造商:SMC Corporation of America 功能描述:AUTO-SWITCH, NCDRB1BW 20/30
DR80390 制造商:DCD 制造商全称:DCD 功能描述:8-bit RISC Microcontroller Instructions set details ver 3.10
DR80390_1 制造商:DCD 制造商全称:DCD 功能描述:High Performance 8-bit Microcontroller ver 3.10
DR80390CPU 制造商:DCD 制造商全称:DCD 功能描述:High Performance 8-bit Microcontroller ver 3.10
DR80390XP 制造商:DCD 制造商全称:DCD 功能描述:High Performance Configurable 8-bit Microcontroller ver 3.10